NXP LS2088ARDB
From TechInfoDepot
Jump to navigationJump to search
| Single Board Computer | |
 | |
| Homepage | Product page |
|---|---|
| 3rd Party Firmware | |
| dd-wrt | Status Unknown |
| OpenWrt | Supported |
| Tomato any flavor | Incompatible |
| Gargoyle | Status Unknown |
| Platform | |
| Brand • Model • Rev | NXP LS2088ARDB |
| Type | single-board computer |
CPU1  | NXP LS2088A |
| CPU1 Type | ARMv8 Cortex-A72 |
| CPU1 Speed | 2.0 GHz ( 8 cores ) 64-bit |
| Flash1 Chip | Brand? Model? |
| Flash1 Size | 2 GiB 2,048 MiB <br />2,147,483,648 B <br />16,777,216 Kib <br />2,097,152 KiB <br />16,384 Mib <br /> (NAND) |
| Flash2 Size | 128 MiB134,217,728 B <br />1,048,576 Kib <br />131,072 KiB <br />1,024 Mib <br />0.125 GiB <br /> (NOR) |
| RAM1 Size | ? MiB |
| RAM1 Chip | Brand? Model? |
| ETH chip1 | NXP LS2088A |
| Ethernet Port Count | 4-10GbE-LAN |
| Wired Standard | IEEE 802.3i/3u/3ab/3bz/an |
|
| |
| Stock bootloader | U-Boot |
| Expansion IF types | SATA, PCIe, USB 3.0 |
| Mini PCI slots | 1 |
| USB ports | 2 |
| SATA Ports | 2 |
| USB Hub Compatible | Untested |
| Serial Port (UART) | yes |
| JTAG Port | yes |
|
| |
|
| |
| Other | |
|
| |
| 3rd Party Firmware Support |
OpenWrt • (List | Dev | DLs) |
For a list of all currently documented NXP (Freescale) SoC's with specifications, see NXP.
For a list of all currently documented NXP devices with specifications, see NXP.
Flashing
 | NOTE: During configuration or flashing a device, the only things that should be hooked to the device is the computer and power. |
Flashing OpenWrt
Target: layerscape
Subtarget: armv8_64b
Package architecture: aarch64_generic
Supported Since Commit
Support started version: 17.01.0
Current supported version: 25.12.5
Subtarget: armv8_64b
Package architecture: aarch64_generic
Supported Since Commit
Support started version: 17.01.0
Current supported version: 25.12.5
WLAN Comment: No WLAN
Installation method(s):
unknown
Installation method(s):
unknown
| git • >> |
|---|
layerscape: add ls2088ardb device support The QorIQ LS2088A processor is built on the Layerscape architecture combining eight ARM A72 processor cores with advanced, high-performance datapath acceleration and network, peripheral interfaces required for networking, telecom, wireless infrastructure, aerospace applications and general-purpose embedded applications. Features summary: - Eight 64-bit ARM v8 Cortex-A72 CPUs - Two 64-bit DDR4 SDRAM memory controller with ECC - One 32-bit DDR3 SDRAM memory controller with ECC - Data path acceleration architecture 2.0 (DPAA2) - Ethernet interfaces - IFC, 4 PCIe, 2 SATA, 2 USB, 1 SDXC, 2 DUARTs etc Signed-off-by: Yutang Jiang |
